Generators to form television synchronizing signals



Sept. 1, 1970 BRUN 3,526,716

GENERATORS TO FORM TELEVISION SYNCHRONIZING SIGNALS Filed April 12, 1968 9 SheetsSheet 1 cur-ow $1M:

CUTOFY STAGE INVENTOR.

ROGER BRUN AGENT Sept 1, 1970 U 3,526,716

GENERATORS TO FORM TELEVISION SYNCHRONIZING SIGNALS Filed April 12, 1968 9 Sheets-Sheet 2 l I 1 1 29 32 INVERTR INVERTER I M14 27 28C 30 1 1411.31! 15 9? l 12 26 i 36 35 l i m #20 16 17 1 i i l 1 i I I L]. 3 I I P v J I L faglsa m I 9 I figAb INVENTOR. ROGER BRUN AGENT Sept 1, 1970 BRUN 3,526,716

GENERATORS TO FORM TELEVISION SYNCHRONIZING SIGNALS Filed April 12, 1968 9 Sheets-Sheet 5 b H 3 1 1 1 1 1 1 F 1 --r*3,21.|s 1 1 1 0 l n H Q1 1 in- 1 1 1 1 0 @235 n n 11 11 R2 1 us 1 1 1 3, n 11 n 11 1 LA- 1 1 1 1 0 l n n n P2 1 -r 2115 1 1 o 1F l 1 l P I GLUS 1 3 1 1 1 M 2 FH sl a 11 11 13 11 13 11 13' 11 111 13 -16M2 L16 3 L18 4 1s 5 Q5 QQS E. E2 fig.6a

INVENTOR. ROGER BRUN AGENT 9 Sheets-Sheet 4 fig 6b R. BRUN Qs=Q @541 Sept. 1, 1970 GENERATORS TO FORM TELEVISION S YNCHRONIZING SIGNALS Filed April 12, 1968 fig.6d

' INVENTOR.

ROGER BRUN BY fiM/(Ww AGENT Sept. 1, 1970 BRUN GENERATORS TO FORM TELEVISION SYNCHRONIZING SIGNALS Filed April 12,

9 Sheets-Sheet 5 c1 1 V Q C Q A 6 0 C w .I P N G AB] E F r 4 N 7 1 9 T f 2 T 10 0 R Q C m w N 6 Wm A m 4 R M YJ B 8 g n p 1970 R. BRUN 3,

GENERATORS TO FORM TELEVISION SYNCHRONIZING SIGNALS Filed April 12, 1968 9 Sheets-Sheet 6 P625123456789'10111215 5152 3 .FLJ'L Win- C525 n H/z? Q H I I E: "i J C10 tnun 15 INVENTOR. ROGER BRUN QM R 0% AGENT R. BRUN 3,526,716

9 Sheets-Sheet 7 I l l I I I I I I l GENERATORS TO FORM TELEVISION SYNCHRONIZING SIGNALS Filed April 12, 1968 l I II I I I r-1 I I CH2 C Sept. 1, 1970 C11 CP C INVENTOR. ROGER BRUN I AGENT fig.1I

Sept. 1, 1970 N 3,526,716

GENERATORS TO FORM TELEVISION SYNCHRONIZING SIGNALS Filed April 12, 1968 9 Sheets-Sheet 8 11251 5 s v 10 11 12 15 1s 51 52 1 N VEN TOR.

ROGER BRUN AGENT R. BRUN GENERATORS TO FORM TELEVISION SYNCHRONIZING SIGNALS Filed April 12 1968 9 Sheets-Sheet 9 fig.13

BMW w p D D WU E l I l l l SyM ii 1 n n SM figfi United States Patent C 3,526,716 GENERATORS TO FORM TELEVISION SYNCHRONIZING SIGNALS Roger Brun, Paris, France, assignor, by mesne assignments, to US. Philips Corporation, New York, N.Y., a corporation of Delaware Filed Apr. 12, 1968, Ser. No. 720,894

Claims priority, applicagizon grance, Apr. 14, 1967,

Int. Cl. Ii04n 5/06 U.S. Cl. 178-695 7 Claims ABSTRACT OF THE DISCLOSURE The invention relates to a generator to form television synchronizing signals by means of square-wave signals of substantially constant frequency, termed clock signals.

Such a generator has to deliver separately and simultaneously, preferably at two independent outputs, the following signals:

a line blanking signal (SL),

a frame blanking signal (ST),

a mixed line and frame blanking signal (SM),

a mixed line and frame synchronizing signal (SyM), a frame synchronizing signal (SyT).

It is known that portable camera devices are generally not provided with synchronizing signal generators and that said signals are usually transmitted to the camera by the transmitter or by a relay station arranged in a vehicle, for example, a van. This involves the disadvantage that it is not possible to control the whole transmission by means of a given camera, which may be very inconvenient, particularly with respect to synchronisation.

A portable assembly of cameras comprises a generator which is carried on the back. Such a camera is built up from discrete components, which are interconnected in a conventional manner, that is to say by a great number of solderings and its reliability in operation is therefore limited.

It is now known that the computer industry has developed integrated logic circuits for accurately defined functions on the basis of logical data. These circuits are commercially available. However, their functions do not correspond to the requirements characteristic of television and in view of the comparatively small number of television cameras to be employed for public broadcasts it is not possible to manufacture perfectly appropriate circuits for economic reasons.

The signals generator according to the invention is therefore designed, in contrast to the known generators, on the basis of commercially available, modern electronic logic circuits, and not on the basis of an assembly of components having characteristics matching the functions. This involves the use of more expensive means than would theoretically be necessary, but this disadvantage is largely compensated for by the lower costs of the mass-produced integrated micro-circuits.

The present invention has for its object to provide a synchronizing signal generator which can be integrated in the body of a camera.

The generator for the formation of signal sequences by means of an oscillator producing square-wave signals of ICC a given frequency is characterized in accordance with the invention m that the generator comprises the following stages:

(a) a delay stage comprising five monostable multivibrators, each composed of an And-gate, a phase inverter and a Nor-gate and each provided with the required RC-elements for adjusting the desired delay period for each monostable multivibrator, in which the first and the second multivibrators are connected in series and the output of the second multivibrator is connected to the input of the third and of the fourth multivibrator and the output of the first multivibrator is also connected to the input of the fifth multivibrator, whilst the square-wave signal (H2F1) is applied to the input of the first multivibrator,

(b) a dividing stage comprising a number of counters composed of Nandand Or-gates whose input is connected to the output of the fifth monostable multivibralit? and whose five outputs are connected to five inputs 0 (c) a first cut-ofl stage comprising a sixth input to which is applied the square-wave signal HZFl and a seventh input connected to the output of the fifth monostable multivibrator and comprising six outputs, five of which are connected to five inputs of (d) a second cut-off stage comprising a Nand-gate, three And-gates and a flip-flop, the two inputs of the Nandgate being connected to the first output of the first cut-off stage and the output of the fourth monostable multivibrator respectively, whereas the output of said Nand-gate is connected to the first input of the flipflop, whose other input receives the output signal of the first monostable multivibrator, whilst the three inputs of the first And-gate are connected to the output of the third monostable multivibrator, to the second and to the third outputs respectively of the first cutoff stage and furthermore the three inputs of the second And-gate are connected to the output of the fourth multivibrator, to the fourth and to the sixth outputs respectively of the second cut-off stage, whilst finally the two inputs of the third And-gate are connected to the output of the fifth multivibrator and to the sixth output respectively of the second cut-off stage, whilst the first of the four outputs of the second cut off stage is formed by the output of the flip-flop, the second output is formed by the output of the first, the third output is formed by the output of the second and the fourth output is formed by the output of the third And-gate, said four outputs leading to (e) an adder circuit comprising two Or-gates, the three inputs of the first Or-gate being connected to the three first outputs of the second cut-off stage, whereas the two inputs of the second Orgate are connected to the fourth output of the second cut-off stage and to the fifth output of the first cut-off stage and the output of the first Or-gate delivers the over-all television synchronizing signal and the output of the second Or-gate supplies the lineand frame-blanking signal.

The generator according to. the principle of the invention is based on the recognition of the fact the generator is capable of providing the desired television synchronizing signal by means of an oscillator producing the square-wave signals via a number of monostable multivibrators having each a different delay time in returning from the unstable state to the stable state and via a number of And-, Nand-, Orand Nor-gates. It will be apparent from the following description that moreover said monostable circuits themselves are formed from said gate circuits.

Further advantageous features of the invention will be obvious from the following description of a particular embodiment given solely by way of example.

It appears to be useful to insert in this description some explanation of logic functions of the integrated circuits, which are known but which will facilitate the good understanding of the invention by those skilled in the art who have to be television experts who will be familiar only with the conventional television circuits.

FIG. 1 shows a simplified block diagram of the generator assembly, the structures of some stages being shown in detail,

FIGS. 2a and 2b illustrate synchronizing signals with the desired frame frequency,

FIG. 3 shows an asymmetric flip-flop, the waveform of signals obtained in a special use and the electric diagram of a Nand-gate of the type employed in a hipp,

FIG. 4a shows a bistable circuit and FIG. 41) illustrates the waveform of the signals obtained by the application of a signal to one of the input terminals of said bistable circuit,

FIG. 5 shows the waveform of the primary signals obtained by the series connection of a plurality of mono stable circuits and the scheme of the connections of said monostable multivibrators,

FIG. 6a shows a repeater circuit,

FIG. 6b illustrates the signals at the outputs of the repeater circuit of FIG. 6a,

FIG. 60 shows a master-slave device connected like a JK-type obtained by the combination of a symmetric flip-flop and a repeater circuit as shown in FIG. 6a,

FIG. 6d illustrates the signals at the outputs of the mastenslave device of FIG. 60,

FIG. 7 shows a binary counter C of the kind shown in FIG. 6a and illustrates the input and out signals thereof,

FIG. 8 shows the mode of connection of the binary counters C to C and the waveform of the resultant signals,

FIG. 9a shows the mode of connection of the Andgates for obtaining the desired coincidence pulses,

FIG. 9b shows an And-gate having ten inputs for obtaining a single coincidence pulse,

FIG. 9c shows the appearance of the various pulses forming the sub-sequence,

FIG. 10 shows various cases in which false coincidences are made,

FIG. 11 shows the cut-off stage for supplying the cutoff signals,

FIG. 12 is an explanatory diagram of the operation l of the cut-off stage of FIG. 11,

FIG. 13 shows the second cut-off stage to form the signals forming the various sequences, and

FIG. 14 illustrates the various resultant signals.

The particular embodiment to be described hereinafter is a generator for a camera to be operated on the CCIR standard of 625 lines, but according to circumstances the device may operate on any standard including slow rhythm standards for Space purposes or military purposes.

The pilot oscillator 1 of FIG. 1 supplies a frequency equal to double the line frequency, in this case 31,250 c./s. It serves to supply the clock frequency of the generator, termed hereinafter the signal H. (2F1). The design of this oscillator 1 falls out of the scope of the present invention; it will be assumed that the supplied signal is a square-wave signal of a frequency 2P1 and of a level matching the load circuits. By means of this signal primary signals (P P and P of appropriate delay and width are formed in the delay stage 2. One of the primary signals is applied to the coincidence counter 3, which supplies the coincidences (signals C). Said signals C are used for the formation of cut-off signals in the first cut-off stage 4 (signals D). The primary signals P, with the exception of that applied to the counter 3, are cut off in the second cut-off stage 5 for the formation of subsequences which furnish the signals S S S S and S The addition of a plurality of subsequences in the adding stage 6 provides one sequence. The frame blanking signals ST and the frame synchronizing signals SyT are already available in the form of cut-off signals at the output of the stage 4. Impedance matching devices are, of course, connected between the output and the further stages.

FIG. 2 illustrates the waveform of the synchronizing signals to be obtained in the case of the standard of 625 lines (CCIR) chosen here by way of example. This waveform results from known adopted standards and hereinafter only those values will be referred to which are required for a good standing of the invention.

FIG. 2a illustrates the signal at the beginning of the odd-numbered frames and FIG. 2b the signal at the beginning of the even-numbered frames.

Given signals are formed by pulse sequences produced every 5 th second; for example, the combined line and frame synchronizing signal (SyM) is formed by three sequences.

S is the sequence of the frame synchronizing pulses (five pulses), width 27.3,u, $20.03 repetition or period H 2 with double the line frequency 2P1,

S equalisation sequence divided into two portions (5 pulses of pre-equalisation, 5 pulses of post-equalisation), width 2.35,, 5:0.15 repetition period H/2,

S line synchronizing sequence, width 4.7 1.566. repetition period H with the line frequency Fl.

It will be apparent that the flank of the first pulse of S coincides with the flank of the pulse of the 625th line at the beginning of the odd-numbered frames, whereas it is located between the 313th and 314th line pulses with the even-numbered frames.

FIG. 3 shows by way of example the electronic diagram of a known Nand-gate which, however, will contribute to a good understanding of the operation of such a gate.

As a matter of course, this gate may be replaced by any device permitting of carrying out the logic operations described above in the positive logical system adopted here.

The two input terminals A and B permit of energizing separately two diodes D and D The anodes of these two diodes are connected to the base of a first transistor T The emitter of T is connected to the anode of a diode D the cathode of which is connected to the base of the transistor T The symbol +V indicates the positive voltage source, for example, +5V; M designates the earth connection of the arrangement; E is the output terminal and R R R R are polarising resistors.

T and T are cut off (E=l), when the diodes D and D are simultaneously conducting, so that A=B=0. The conduction of a single diode (A or B=l), is not sufiicient for releasing T (E=0). The cut-off signals can be obtained by means of such an asymmetrical flip-flop. If from a signal P having a period 7' two isolated pulses are erived, one of which C is a reference signal and the other C differs by a duration nT from the former, it is possible to obtain a cut-off signal of a duration 1-. The pulses C and (3,, are termed coincidence pulses.

The various coincidence signals C C C are derived by means of a counter 3, which serves for producing a reference pulse C every 625 input signals of a period H 2 with double the line frequency 2Fl=31,250 c./s., that is to say the frequency of the signal C is equal to 31,250/625=50 c./s., that is the frame frequency Ftr, for producing the coincidence pulses C C spaced apart by of the reference signal C This counter will be termed herein coincidence counter. It comprises:

a binary counter having 10 stages, the counting capacity being 2 =l024, hence higher than 62.5;

interpretation circuits or coincidence gates forming C (origin for the other coincidences and limitation of counting to 625 by resetting the counter to zero and the coincidences C C required for obtaining the cut-off signals).

FIG. 1 shows the various stages so that the mode of operation of some of them will be apparent. As described above, the oscillator 1 of known type supplies a squarewave signal of a frequency 2F1 and a level matching the further circuits.

It will be apparent from FIG. 1, that the delay stage 2 comprises a number of monostable circuits M M M M and M by means of which from the squarewave pulses H(2F1) obtained from the generator 1 primary signals R R P P P are formed. It should be noted that a character having a dash above it designates an inverted signal. For example It: of FIG. 1 indicates the inverted signal R It will be seen from FIG. 5, in which these signals are illustrated, that one monostable circuit excites the other so that relatively delayed signals are obtained. The delay time of each monostable circuit, which is determined in known manner by an RC time constant can be adjusted for each individual monostable circuit in order to obtain the desired delay with respect to the television synchronizing signals to be formed.

A possible embodiment of such a monostable circuit M is shown in FIG. 4a and FIG. 4b illustrates the input and output signals thereof.

The monostable circuit M is of a commercially available type, in which the terminals of the RC-elements are passed out of the casing so that various combinations can be made and the value of the time constant can be fixed. It is known that a monostable circuit has a single stable state, termed, the initial state. When this initial state is changed, the circuit returns thereto at the end of a controllable time, which is, however, not infinite. The memory of the monostable circuits is therefore limited. The duration 0 of the return to the initial state is determined by the values of the internal and external RC-elements. The monostable circuit shown in FIG. 4a is formed by an And-gate 25, comprising two input terminals 13 and 14 and one output terminal 12. This gate is connected to the input terminal 15 through a capacitor 27. The positive voltage is applied to the terminal 15 from the terminal 24 through a resistor 29, whilst 17 indicates the earth connection of the arrangement. After inversion in the inverter 28 a signal from 15 is applied to the input terminal 36 of a Nor-gate 26. The second input of said gate 26 is accessible at 16 for an external connection. The output terminal of the gate 26 is directly connected to the terminal 21 and indirectly (through a non-inverting separator 35) to the terminal 11.

The output 35 is connected to the terminal through a capacitor 30, termed the internal capacitance. The terminal 20 is connected to 16 through an inverter 31. The terminal 20 itself is connected to the terminal 19 through an internal resistance 32. An external capacitor 33 of a value C and an external resistor 34 of a value R (indicated by broken lines in FIG. 4a) may be connected between 20 and 21 and between 20 and 24 respectively for modifying the unstable period of the monostable circuit. The capacitor 30 of a value c and the resistor 32 of a value R form the internal components of the monostable circuit. Different constants can be obtained by establishing the following connections:

by connecting 19 to 24: 6=R C by connecting 19 to 24, the capacitor C being connected between 20 and 21: 0=R (C +C whilst 19 is not connected and 34 is connected between 20 and 24, so that a4( a0+ s3)- The latter solution allows an easy adjustment of the duration of the signal and leaves a free choice of the components with respect to their stability characteristics in the interior and to their temperature coefficients. The primary signals are formed by using five monostable circuits M M M M and M connected as is indicated in FIGS. 1 and 5. The terminals employed only are the terminals 11 to 13 and 16 (FIG. 5 The square-wave signal H(2F1) from the oscillator 1 and having a frequency 2Fl is applied to the terminal 13 of the first monostable circuit M The period of these signals is 32 ,usec. The signals R derived from the terminal 16, have a period of 32 used, the duration 0 being 3.2 1.860., coinciding with the signals H. As described above, the duration of these signals depends upon the internal and external components of the monostable circuit M The signals R are applied to the input 13 of the second monostable circuit M which supplies at its output 16 signals R whose front flank corresponds with the rear flank of the signals R (see FIG. 5). The duration 0 of the signals R is 1.5 sec, whilst the period is still 32 p.560. The front flank of the signals R is therefore shifted by 3.2 #866. with respect to the front flank of the signals H. The signals derived from the output 16 of M are applied to the input 13 of the third monostable circuit M The front flanks of the signals P obtained from the output 16 of M coincide with the rear flanks of the signal R The duration of the signals P is 2.35 sec. The signals P in turn, are applied to the terminal 13 of the fourth monostable circuit M which supplies at its output 16 signals P coinciding with the signals P and having a duration of 4.7 ,usec. The signals P are then supplied to the fifth monostable circuit M which supplies signals P with a delay of 3.2 ,uSeC. with respect to the signal H and having a duration 0 of 12 sec. Also the cut-off signal D is also illustrated, which will finally out off the signal P The values given above have been chosen on the basis of the C.C.I.R. television standard. It will be directly evident that R permits of fixing the holding interval P, the duration of the equalizing pulses, P the duration of the line synchronizing pulses and P the duration of the line blanking signal. These line blanking signals are obtained by cutting the signals D which have to lead with respect to P in order to obtain a suitable enclosure. Since the most leading signal is H, P is delayed by 3.2 ,usec. In principle, it is sufiicient for this delay to be longer than the rise time of D and to be shorter than 20 ,lLSeC. The choice of the value of 3.2 ,usec. results of the final processing of the frame synchronizing sequence. According to one feature of the invention the various distortions and the delays introduced by the passages through the various monostable circuits are compensated at the end of the circuit by regulating the time constant, which is carried out by means of a potentiometer. These potentiometers are provided to a number of 5 for the generator assembly.

From the stage 2 the primary signals P P and P are applied to the stage 5 for the formation of the subsequences. However, the signal P is passed also to the stage 3, which is formed essentially by a coincidence counter which permits particularly the production of cut-off signals. The coincidence counter 3 is formed by masterslave circuits.

A master-slave circuit designated hereinafter by M-E results of the association of a symmetrical flip-flop and a repeater. A symmetrical flip-flop is a circuit having two stable states, and is capable of maintaining either one or the other of the two states for an indefinite time.

Also in the dividing stage 3 these M-E-circuits are built up as far as possible of Andand Nor-gates. This will be explained with reference to FIGS. 6a, 6b, 6c and 6d. FIG. 6a shows a repeater combined with a JK-type flipflop so that finally the arrangement of FIG. is obtained. The latter arrangement is used in the dividing stage 3.

In a preferred embodiment of the invention a device is employed whose delay is adjusted automatically for any duration of a signal, so that it is possible to use directly a signal independently of its duration. Such a device is shown in FIG. 6a; it will be termed hereinafter a repeater. The signals available at the outputs of the repeater as a function of the input signals are illustrated in FIG. 6b. The repeater comprises essentially an asymmetrical fiip-fiop associated with two coupling circuits to which two binary pulses E =E and the signal P of the fifth monostable circuit M5 are applied. It will be supposed that E and E change their states each time when P =1 and maintain this state when P changes over to 0. E and E may be supplied, for example, by a symmetrical flip-flop of the JK-mode, indicated by circuits A3, A4, B3, B4 In 6C.

Qs and Gs indicate the states of the two output terminals of the repeater:

GSZUS +P3E1 I 66' ?3-E2 Q Q s 2=Q a 1 If 15:0. One solution Qs E Qs repeat E Qs=E Qs repeats E If P 1 6s and Qs remain unchanged.

When E and E change their states. Qs and as maintain the memory of the preceding states. From FIG. 60 it will be apparent that Qs repeats the complement of E with a delay equal to the duration of the clock pulse. This also applies to Qs which repeats the complement of E Consequently, such a device plays the part of an inverter and a delay line.

The combination of a symmetrical flip-flop and a repeater is termed a master-slave circuit ME, which operates as follows:

P =1 master changes its state; slave unchanged. P master unchanged, slave reproduces the state of the master.

The operation may be briefly supposed to be in a figurative sense as follows:

The master only speaks when asked: P =1; the slave" keeps silence; when no questions are made (P =0), the master keeps silence.

The slave can speak, but he can only repeat what the master has said.

FIG. 60 shows that the outputs Qs and Q5 of the circuit ME are connected to one of the inputs C of B and S of A, respectively, whilst B and A are Nand gates. These gates serve as control-sections and the clock pulses are applied to the second inputs of said gates. FIG. 6c shows that the master is formed by Nand gates A and B to the inputs of which are applied the output signals of A and B and the output signals of B and A respecitvely. The output signals Qm and Gm of the gates A and B are applied to one of the inputs of the gates A and B Orgates or coupling gates, the other inputs of said gates A and B being directly connected to the inputs of the clock pulses P and A B respectively. The output signals of the gates A and B are applied to the repeater, which is essentially formed by the Nor-gates A and B connected as described above. FIG. 6d illustrates the development of the state of the various signals in time. From top to bottom are indicated the clock pulses P the signals Qm, 6m, the output signals of the master and Qs=C Qs=S the output signals of the ME assembly. This assembly is connected in the JK-mode in order to eliminate some incertainties of the device. Furthermore two improvements are introduced (FIG. 6b), which serve to delay and to resume at will the action of the clock pulses by leaving the latter constantly present at the input P and by imposing on the outputs Qs and 6s a given state irrespective of the state of the inputs P S C For this purpose two additional inputs S and C are used, which act upon the gates A and B and two additional inputs S and C which act upon the gates A and B and which have priority in their action on all other inputs, inclusive of the input P when they are complementary. These inputs and their connections are indicated by broken lines. For C =i there is consequently a state of the outputs independent of the state of the 8 inputs; for C =S =1 the operation depends solely on the state of the inputs P C and S for C =S =S =C =1 5 :63 C =Qs, P being fed by a clock signal: a system connected in the JK-mode, in which the state of the outputs Qs and (is is modified at each passage to 0 of the clock pulse. The flip-flop is then used as a binary counter, the counting being adapted to be interrupted when S :C =0, the other conditions remaining the same. Binary counters with zero resetting of this type are used in the coincidence counter 3 (FIG. 1). The clock pulses P are applied to the input P and the zero-resetting pulses are applied to the input C For the sake of simplicity said counters will be represented as in FIG. 8, which shows the portion 3a of the counter 3 in a square comprising two input terminals P and C and two output terminals Q and 6 and by the choice of the connections: S Q C =Q S =C =S 1. The circuit thus connected will be designated C (counter). This circuit can be reset to zero at any instant in the state Q=0 6:1 by applying to C an appropriate pulse, termed zero-resetting pulse, or briefly zero coincidence (C FIG. 7 shows the development of the states of the various terminals owing to the applied signals. The counting assembly may use 10 elements C (FIG. 8), which choice is determined by the standard, particularly on the basis of the lines to be counted. The inputs P are connected in series and the inputs C are connected in parallel. This arrangement permits of counting 2 =1024 pulses. The input P of the first counter C is connected to the part of the fifth monostable circuit M shown in FIG. 1. The outputs Q are connected to the inputs of the following counters. A means for limiting counting to a value N l024 (here 625) consists in applying a zero resetting pulse resulting from the flip-flop assembly. The transmission of this pulse is controlled by the state of an inverter Z, which is practically an And-gate. By starting from an initial state 6: 1, Q=0 at the flip-flop assembly, and as an integer number can be decomposed in the sum of integer powers of 2 (for example only the counters C C C C and C are in the initial state at the 625th pulse, or 6:0, (2:1. It is therefore possible to trace the 625th pulse by means of a gate having five inputs, which are connected to the outputs Q of C1 C C C C The output signal of this gate is termed the coincidence signal C (C The signal is inverted in I and after a delay in r in R it is applied to the zero resetting line with the aid of Z. All flip-flops then return to their initial state. The delay r has to be slightly longer than the time of change-over of the flipfiops. The durations of the pulses C and C are automatically adjusted to the value of the delay r. In this way accumulation of the periods of propagation through the various flip-flops is avoided, which is otherwise inevitable in the known zero-resetting devices.

FIG. 8 also shows the waveform of the signals P and of the coincidence signal C and C It will be apparent that the output 6 is not employed in this arrangement. In the commutator Z the position 2 corresponds to the connection with C and the position to the source +V of direct voltage.

FIG. 9a shows the other part 3b of the counter 3 and the And-gates which permit of forming the cut-off signals by other coincidence signals. This formation is performed as explained above. These And-gates are only connected to the outputs Q of the counters C and the symbol C indicates, for example, the connection to the terminal Q of C The outputs Q could, of course, be employed, if necessary, with an inversion or with the use of a different logical function. From the output of an And-gate intended to furnish a coincidence signal C is derived C plus a given number of erroneous coincidences necessarily The operation of the counter assembly may be recapitulated as follows:

Inl-

tial

Counter 624 625 This table shows the state of the output Q of each of the counters C for the initial state, the pulses 624 and 625, the state of the output Q is the complement of Q A graphical representation of the waveform of the vari-v ous signals is given in FIG. 90; P designates the primary signals from the stage 2. C is the coincidence of the 625th pulse entering the counter, C is the initial coincidence the front flank of which corresponds with the rear flank of the 625th pulse; C C C and C are the further coicidences.

The duration of a coincidence signal C is H/2 or H according as n is even or odd-numbered. In this case C an erroneous coincidence of C is located immediately after 0 It is, however, always possible to obtain a sole coincidence by using a gate having 10 inputs, receiving signals Q and 'Q as illustrated in FIG. 9b. In this figure '6; means a connection to the terminal '6 of the counter C7 of FIG. 8. This arrangement would, however, increase the complexity of the over-all connections. Since practically only the erroneous coincidences of the counter C are inconvenient, they are eliminated by a very simple arrangement.

The cut-off pulses are formed in the stage 4 of FIG. 1. It is possible to obtain signals of a width (n n )H by applying coincidence pulses C and C to the terminals of an asymmetrical flip-flop as described above.

FIG. 10a illustrates the case in which C is single and C comprises one or more erroneous coincidences C A represents the signals applied to one of the inputs of the flip-flop; B the signals applied to the other input and C the output signals. As shown in FIG. 10a the erroneous coincides C are produced after the flip-flop has returned to its initial state. It therefore does not affect the waveform of the output signals.

FIG. 10b illustrates the case in which C comprises erroneous coincidences of a lower range than those of the sequence C The output signals are neither disturbed.

FIG. 10c illustrates the influence of the erroneous coincidences on the waveform of the signal to be obtained, when the erroneous coincides do not satisfy the characteristics of the cases A and B.

In the case illustrated in the figure the signals A and B comprise both erroneous coincidences the orders of which overlap each other. At C appear undesirable signals. It is known that particularly the output of the gate forming the coincidences C appear erroneous coincidences C C and that at the output of the gate forming the coincidences C appear erroneous coincidences C C It will be apparent that the combination of C and C would lead to an operation similar to that described with reference to FIG 10c. It is therefore not possible to obtain the desired signals by applying the coincidence signals C and C to the terminals of an asymmetrical flip-flop.

This is remedied by the cut-off stage 4 shown in FIG. 11. With the aid of a flip-flop B first the intermediate signal I is formed by applying C and C to the inputs. The intermediate signal I; is formed by means of a Norgate, connected to P and 1 Therefore: I =I .P The signals I and C are applied to the flip-flop B to form the third intermedite signal I The product of I and 1 provides the cut-off signal D as is illustrated in FIG. 12, and this signal starts at the coincidence C and terminates at the beginning of the coincidence C On the other hand C and (I; are applied to a flip-flop B which supplies the cut-off signals D D is obtained by applying to the input terminals of a flip flop B the signals I and C It will be apparent from FIG. 12, which illustrates the monitoring and output signals of the out-off stage 4, that D is produced simultaneously with the front flank of the first pulse of P and terminates simultaneuosly with the rear flank of the 51th pulse of P The duration D is therefore (5l1)H/2+d. Since d is equal to the width of the line blanking signal (12 sec.), D =25H+12 ,uS6C., which means that D is the frame blanking signal: D =ST. The cut-off signal D is also used in the camera as a starting signal for the frame time-base in the function of frame synchronizing signal D =SyT. Finally, a counter C =SyT. Finally, a counter C comprising a flipqflop ME operating as a divide-by-tWo circuit without zero-resetting (C =l), furnishes the cut-off signal D The signal D started by H, leads by 3.2 asec. with respect to P and encloses P and P FIG. 13 illustrates the second out-off stage 5 for the formation of the final synchronizing sequences.

The formation of the frame synchronizing sequence is carried by means of a Nor-gate, to the input of which are applied the signals P and D The output supplies a subsequence:

The signals are given a suitable width by means of an asymmetrical flip-flop B, receiving 8' and TF the delayed signal obtained as described above. The leading edges of R lead by 4.7 sec. (3.2+1.5) with respect to the leading edges of P so that the sequence S is composed of signals having a width:

sec.

The equalization sequence S is formed by means of an And-gate having three inputs to which are applied the signals P F and D Said gate carries out the operations S =P 17I D The line synchronizing sequence S is obtained in the same manner by applying to a last And-gate the signals P2, D2, D4 S0 that S3=P2 F; 1),;-

D suppresses the line synchronizing signals during the sequences S and S (from 0 to 15).

D suppresses every other signal in order to re-establish the suitable periodicity. By the passage of the sequences S S S through a gate (Or-gate) the signal Sym is obtained. The line blanking signals S =SL is obtained by suppressing every other signal. This operation is carried out simply by applying the signals D and P to the inputs of an And-gate. The signals D and D supply the signals ST and SyT. The mixed signal SM is obtained by an Or-operation of the signals 8.; and S ill FIG. 14 resumes the principles of the optimal processing of the various signals.

The above description refers only to a practical embodiment of the invention. This device has the following advantages:

Maintenance of the logical level at any point of the arrangement.

Safe identification of the states corresponding to two discrete values of the electric voltage.

Assembling in any order and in any number.

No limitation in operational speed.

The saturated logical function (state l collector voltage of a cut-off transistor; state =saturated transistor) permits of maintaining a logical level near the supply voltage.

Noise immunity is indicated by the maximum noise voltage beyond which the system mixes the noise B with a signal of normal logical level N. It is known that the noise immunity value is the higher, the higher is the logical level. The noise immunity is higher than or equal to 400 v. under the most unfavourable conditions.

The choice of the saturated logical function permits of obtaining a speed limited only the storing time of the transistor, which varies between and 100 sec. This does not involve problems, since the highest clock frequency of the generator is 31,250 c./s., whereas the most rapid signals to be processed have a duration of 1.5 ,usec. The total number of integrated circuits employed is 35 and the number of discrete components is 19, of which 15 are used as time-constant elements in the monostable circuits.

The overall volume of the generator is 150 cms. as compared with 1000 cms. of a generator of the same type employing discrete micro-components.

The current consumption of the generator is about 2w.

The generator is automatically adjusted. The signals (phase, duration) are adjusted by means of five independent Potentiometers.

The reduction in weight is of the order of 2 to 1, which is interesting for a portable device.

The reliability and the safety in operation are considerably superior to those of an assembly of discrete components, since in the case of discrete elements the dependence upon temperature is different. With integrated circuits arranged on a single wafer the temperature dependence is the same.

Finally the construction of such a generator is comparatively simple and this simplicity becomes manifest at any level of the production (supply, storing, input checking, wiring, final check, tests). As stated above, according to the idea of the invention, a maximum use is made of And-, Nand-, Or-, and Nor-gates which are anywhere available in the integrated form.

The present invention is, of course, not at all restricted to the embodiment described above by anyone skilled in the art who wants to synchronize signals according to any standard and in general for all classical processings of electrical signals. It permits of obtaining easily the intersynchronisation of the generator with a reference generator.

What is claimed is:

1. A generator for the formation of television synchronizing signals by means of square-wave signals of substantially constant frequency, termed herein clock signals, characterized in that the generator comprises the following stages:

(a) a delay stage comprising five monostable multivibrators composed each of an And-gate, a phase inverter and a Nor-gate and each comprising the required RC-elements for adjusting the desired delay period for each monostable multivibrator, whilst the first and the second multivibrators are connected in series and the output of the second multivibrator is connected to the input of the third and of the fourth multivibrators and the output of the first 12 multivibrator is also connected to the input of the fifth monostable multivibrator, whilst the square Wave signal (H2Fl) is applied to the input of the first multivibrator,

(b) a dividing stage comprising a plurality of counters composed of Nandand Or-gates, the input of which is connected to the output of the fifth multivibrator and the five outputs of which are connected to five inputs of (c) a first out-off stage having a sixth input to which the square-wave signal is applied and a seventh input, connected to the output of the fifth multivibrator and having six outputs, five of which are connected to five inputs of (d) a second cut-off stage comprising a Nanci-gate, three And-gates and a flip-flop circuit, whilst the two inputs of the Nand-gate are connected to the first output of the first cut-off stage and the output of the fourth monostable multivibrator respectively, whereas the output of the Nand-gate is connected to the first input of the flip-flop circuit to the other input of which is applied the inverted output signal of the first monostable multivibrator, whilst the three inputs of the first And-gate are connected to the output of the third monostable multivibrator and to the second and third outputs respectively of the first cut-off stage and furthermore the three inputs of the second And-gate are connected to the output of the fourth multivibrator and to the fourth and to the sixth outputs respectively of the second cut-off stage, whilst finally the two inputs of the third And-gate are connected to the output of the fifth multivibrator and to the sixth output of the second cut-off stage respectively and the first of the four outputs of the second cut-off stage is formed by the output of the flip-flop circuit, the second by the output of the first, the third by the output of the second and the fourth by the output of the third And-gate, whilst, the four outputs lead to (e) an adding stage comprising two Or-gates, in which the three inputs of the first Or-gate are connected to the three first outputs of the second cut-off stage, whereas the two inputs of the second Or-gate are connected to the fourth output of the second cut-off stage and the fifth output of the first cut-off stage, whilst the output of the first Or-gate supplies the over-all television synchronizing signal and the output of the second Or-gate furnishes the frameand line-blanking signals.

2. A generator as claimed in claim 1 characterized in that the dividing stage comprises two halves, the first half having ten series-connected counting circuits, to the first of which is applied the signal of the fifth multivibrator and each pulse counting circuit comprises a master-slave circuit and an And-gate, forming part of said first half, has five inputs which are connected to outputs of the first, the fifth, the sixth, the seventh and the tenth counter respectively and the output of said Andgate is connected through a phase inverter and a delay element having an appropriate delay period, if necessary, through a switch to interconnected inputs of the ten counting circuits, which interconnection forms at the same time a first output of the dividing stage, whereas the second half of the dividing stage is formed by four Andgates, the two inputs of the first And-gate being connected to the respective outputs of the first and the third counters, the two inputs of the second And-gate being connected to the respective outputs of the second and the fourth counters, the four inputs of the third And-gate being connected to the respective outputs of the first, the second, the third and the fourth counters and the four inputs of the fourth And-gate being connected to the respective outputs of the first, the second, the fifth and the sixth counters and the five outputs of the dividing stage being formed, apart from said interconnection, by the four outputs of the four And-gates.

3. A generator as claimed in claim 1 characterized in that the logical circuit employed is formed by a saturated diode-transistor circuit.

4. A generator for synchronizing signals as claimed in claim 1, characterized in that the circuits employed are integrated monolithic circuits.

5. A generator as claimed in claim 1 in which the duration of the pulse to be obtained is longer than or equal to half the repetition period of the cut-olf signal, characterized in that the subsequence is obtained by composing the said cut-oil signal and an inter-sequence in a master-slave flip-flop circuit.

6. A generator as claimed in claim 1 characterized in that signals having a delay Tr and a period T are obtained by applying a signal A of a period T and of a signal having a period Tr and a delay r with respect to 14 the signal A to the inputs of an asymmetrical flip-flop circuit.

7. A generator as claimed in claim 5 characterized in that the counter is formed by master-slave flip-flop circuits, the main inputs of which are connected in series, whereas the monitoring inputs are connected in parallel so that resetting to zero becomes possible by applying a single pulse resulting from the state of the over-all flipflop circuits to said monitoring inputs.

References Cited UNITED STATES PATENTS 3,408,459 10/1969 Lehnert. 3,454,722 7/1969 Jousset et al.

RICHARD MURRAY, Primary Examiner R. P. LANGE, Assistant Examiner 

